51. The . . . . . . . . bit is used to indicate the validity of the page.
52. The key features of the SCSI BUS are . . . . . . . .
53. To get the row address of the required data . . . . . . . . is enabled.
54. The condition to check whether the branch should happen or not is given by . . . . . . . .
55. . . . . . . . . to increase the flexibility of the serial ports.
56. How can the processor ignore other interrupts when it is servicing one . . . . . . . .
57. The Floating point registers of IA-32 can operate on operands up to . . . . . . . .
58. The method of mapping the consecutive memory blocks to consecutive cache blocks is called . . . . . . . .
59. Complete the following analogy:- Registers are to RAM's as Cache's are to . . . . . . . .
60. . . . . . . . . directive is used to indicate the beginning of the program instruction or data.
Read More Section(Computer Architecture)
Each Section contains maximum 100 MCQs question on Computer Architecture. To get more questions visit other sections.