61. The parallel execution of operations in VLIW is done according to the schedule determined by . . . . . . . .
62. The miss penalty can be reduced by improving the mechanisms for data transfer between the different levels of hierarchy.
63. Which interrupt is unmaskable?
64. The access time is composed of . . . . . . . .
65. The completion of the memory operation is indicated using . . . . . . . . signal.
66. . . . . . . . . are used to overcome the difference in data transfer speeds of various devices.
67. The PC gets incremented . . . . . . . .
68. A word whose individual bits represent a control signal is . . . . . . . .
69. The time for which the data is to be on the BUS is affected by . . . . . . . .
70. The bits 1 & 1 are recorded as . . . . . . . . in bit-pair recording.
Read More Section(Computer Architecture)
Each Section contains maximum 100 MCQs question on Computer Architecture. To get more questions visit other sections.