For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then
A. Drop rate decreases and acquisition time decreases
B. Drop rate decreases and acquisition time increases
C. Drop rate increases and acquisition time decreases
D. Drop rate increases and acquisition time increases
Answer: Option B
This Question Belongs to Electronics And Communications Engineering >> Signal Processing
Related Questions on Signal Processing
The Fourier transform of a real valued time signal has
A. Odd symmetry
B. Even symmetry
C. Conjugate symmetry
D. No symmetry
A. $$V$$
B. $${{{T_1} - {T_2}} \over T}V$$
C. $${V \over {\sqrt 2 }}$$
D. $${{{T_1}} \over {{T_2}}}V$$
A. $$T = \sqrt 2 {T_s}$$
B. T = 1.2Ts
C. Always
D. Never
A. $${{\alpha - \beta } \over {\alpha + \beta }}$$
B. $${{\alpha \beta } \over {\alpha + \beta }}$$
C. α
D. β
Join The Discussion