?
A 4-line-to-1-line multiplexer shown in figure-I (the same as per IEEE convention is shown in figure-II) is fed with three logic inputs A, B and C as shown. The output of the multiplexer will be
Competitive Exams
Aptitude
English
Verbal Reasoning
Non Verbal Reasoning
General Knowledge(GK)
General Science(GS)
Data Interpretation(DI)
Banking Awareness
Current Affairs
Computer & Programming
Computer Fundamentals
Networking
SQL
Database
C Programming
C++ Programming
Java
Python
Other Subjects
Commerce
Management
Law
Political Science
Psychology
Agriculture
Join the Discussion
Login to post a comment or share your explanation.
Login