A counter is designed with six stages of flip flops Determine...

Home / Electronics And Communications Engineering / Digital Electronics / Question

Examveda

A counter is designed with six stages of flip flops. Determine the output frequency at the last (sixth) stage, when input frequency is 1 MHz.

A. 1 MHz

B. 166 KHz

C. 15.625 KHz

D. Zero

Answer: Option C

Related Questions on Digital Electronics

A. 2TTL

B. 5TTL

C. 8TTL

D. 10TTL

View Answer

A. NAND gate

B. OR gate

C. AND gate

D. None of the above

View Answer

A. 6

B. 32

C. 64

D. 128

View Answer

A. Base 10

B. Base 16

C. Base 8

D. Base 3

View Answer