In a 3-input CMOS NAND gate, the substrate terminals of NMOS transistors are grounded (lowest potential available in the circuit) and the substrate terminals of PMOS transistors are connected to VDD (maximum positive potential in the circuit). Which of the following transistors may suffer in this circuit from body bias effect?
A. 2 NMOS transistors
B. 2 PMOS transistors
C. 1 NMOS transistors
D. 1 PMOS transistors
Answer: Option A
This Question Belongs to Electronics And Communications Engineering >> Digital Electronics
Join The Discussion