In CMOS implementation of a NAND gate:
A. All the PMOS and NMOS are in series
B. The two PMOS are in parallel and two NMOS are in series
C. All the PMOS and NMOS are in parallel
D. The two PMOS are in series and two NMOS are in parallel
Answer: Option B
This Question Belongs to Electronics And Communications Engineering >> Digital Electronics
Related Questions on Digital Electronics
In which of the following base systems is 123 not a valid number?
A. Base 10
B. Base 16
C. Base 8
D. Base 3
Join The Discussion