The half-adder circuit in the given Figure has inputs AB =...

Home / Electronics And Communications Engineering / Digital Electronics / Question

Examveda

The half-adder circuit in the given Figure has inputs AB = 11
The logic level of P and Q outputs will be

A. P = 0 and Q = 0

B. P = 0 and Q = 1

C. P = 1 and Q = 0

D. P = 1 and Q = 1

Answer: Option B

Related Questions on Digital Electronics

A. 2TTL

B. 5TTL

C. 8TTL

D. 10TTL

View Answer

A. NAND gate

B. OR gate

C. AND gate

D. None of the above

View Answer

A. 6

B. 32

C. 64

D. 128

View Answer

A. Base 10

B. Base 16

C. Base 8

D. Base 3

View Answer