The sum (S) of A and B in a half Adder...

Home / Electronics And Communications Engineering / Digital Electronics / Question

Examveda

The sum (S) of A and B in a half Adder can be implemented by using K NAND gates. The value of K is

A. 3

B. 4

C. 5

D. None of these

Answer: Option B

Related Questions on Digital Electronics

A. 2TTL

B. 5TTL

C. 8TTL

D. 10TTL

View Answer

A. NAND gate

B. OR gate

C. AND gate

D. None of the above

View Answer

A. 6

B. 32

C. 64

D. 128

View Answer

A. Base 10

B. Base 16

C. Base 8

D. Base 3

View Answer