Two D-flip-flops, as shown below, are to be connected as a synchronous counter that goes through the following Q1Q0 sequence
00 → 01 → 11 → 10 → 00 → . . . . .
The inputs D0 and D1 respectively should be connected as
A. $${\overline {\text{Q}} _1}{\text{ and }}{{\text{Q}}_0}$$
B. $${\overline {\text{Q}} _0}{\text{ and }}{{\text{Q}}_1}$$
C. $${\overline {\text{Q}} _1}{{\text{Q}}_0}{\text{ and }}{\overline {\text{Q}} _1}{{\text{Q}}_0}$$
D. $${\overline {\text{Q}} _1}{\overline {\text{Q}} _0}{\text{ and }}{{\text{Q}}_1}{{\text{Q}}_0}$$
Answer: Option A
This Question Belongs to Electronics And Communications Engineering >> Digital Electronics
Join The Discussion