What is the maximum clock frequency at which following circuit can be operated without timing violations? Assume that the combinational logic delay is 10 ns and the clock duty cycle varies form 40% to 60%
A. 100 MHz
B. 50 MHz
C. 40 MHz
D. 25 MHz
Answer: Option C
This Question Belongs to Electronics And Communications Engineering >> Digital Electronics
Join The Discussion