Home

Competitive Exams

Aptitude English Verbal Reasoning Non Verbal Reasoning General Knowledge(GK) General Science(GS) Data Interpretation(DI) Banking Awareness Current Affairs

Computer & Programming

Computer Fundamentals Networking SQL Database C Programming C++ Programming Java Python

Other Subjects

Commerce Management Law Political Science Psychology Agriculture

Exam Categories

SSC Exams Railway Exams All Exams

Popular Exams

SSC CGL SSC CHSL SSC MTS Railway Group D RRB ALP RRB Technician RRB Section Controller

Engineering Subjects

Computer Science Electronics & Communication Mechanical Engineering Civil Engineering Electrical Engineering

More Engineering

Chemical Engineering Automobile Engineering Biotechnology Mining Engineering Geological Engineering

Engineering Core

Engineering Mathematics Engineering Physics Engineering Chemistry Metallurgical Engineering

Computer Fundamentals

Computer Fundamentals Networking Database SQL MySQL

Programming

C Programming C++ Programming Java Python PHP JavaScript

Advanced

Artificial Intelligence Machine Learning Data Science Cloud Computing Hadoop IoT

Graduation & PG

Commerce Management Law Mass Communication Political Science Psychology

Resources

Current Affairs Interview Blog

This question belongs to Electronics And Communications Engineering Digital Electronics

Digital Electronics

?

What is the maximum clock frequency at which following circuit can be operated without timing violations? Assume that the combinational logic delay is 10 ns and the clock duty cycle varies form 40% to 60%

A) 100 MHz B) 50 MHz C) 40 MHz D) 25 MHz

Answer & Solution

Correct Answer: Option C

Let's discuss the solution. Join the discussion

Question posted by Examveda

Community

Join the Discussion

Join the discussion

Login to post a comment or share your explanation.

No comments yet Be the first to discuss this question.

Keep Learning

Related Questions on Digital Electronics