Examveda
Examveda

For an input pulse train of clock period T, the delay produced by an n stage shift register is

A. (n-l)T

B. nT

C. (n+l)T

D. 2nT

E. None of the above

Answer: Option A


This Question Belongs to Computer Science >> Digital Computer Electronics

Join The Discussion

Related Questions on Digital Computer Electronics