11. The disadvantage of DRAM over SRAM is/are . . . . . . . .
12. The virtual memory basically stores the next segment of data to be executed on the . . . . . . . .
13. The number of external connections required in 16 X 8 memory organisation is . . . . . . . .
14. Any condition that causes a processor to stall is called as . . . . . . . .
15. The mode of data transfer used by the controller is . . . . . . . .
16. In a SDRAM each row is refreshed every 64ms.
17. The two phases of executing an instruction are . . . . . . . .
18. The memory devices which are similar to EEPROM but differ in the cost effectiveness is . . . . . . . .
19. The RISC processor has a more complicated design than CISC.
20. The 68000 uses . . . . . . . . address assignment.
Read More Section(Computer Architecture)
Each Section contains maximum 100 MCQs question on Computer Architecture. To get more questions visit other sections.