Digital Electronics MCQ Questions & Answers

Digital Electronics MCQ Questions & Answers | ECE

Learn Digital Electronics MCQ questions & answers are available for a Electronics and Communications Engineering(ECE) students to clear GATE exams, various technical interview, competitive examination, and another entrance exam. Digital Electronics MCQ question is the important chapter for a Electronics and Communications Engineering(ECE) and GATE students. Page-9 section-2

A 12-bit ADC is employed to convert an analog voltage of zero to 10 volts. The resolution of the ADC is

A) 2.44 mV B) 24.4 mV C) 83.3 mV D) 1.2 V

Discuss

Answer & Solution

Answer: Option A

No explanation is given for this question. Let's Discuss on Board

What is the maximum clock frequency at which following circuit can be operated without timing violations? Assume that the combinational logic delay is 10 ns and the clock duty cycle varies form 40% to 60%
Digital Electronics mcq question image

A) 100 MHz B) 50 MHz C) 40 MHz D) 25 MHz

Discuss

Answer & Solution

Answer: Option C

No explanation is given for this question. Let's Discuss on Board

A sequential circuit using D Flip-Flop and logic gates is shown in the figure, where X and Y are the inputs and Z is the output. The circuit is
Digital Electronics mcq question image

A) S-R Flip-Flop with inputs X = R and Y = S B) S-R Flip-Flop with inputs X = S and Y = R C) J-K Flip-Flop with inputs X = J and Y = K D) J-K Flip-Flop with inputs X = K and Y = J

Discuss

Answer & Solution

Answer: Option D

No explanation is given for this question. Let's Discuss on Board

The output of the 74 series gate of TTL gates is taken from a BJT in

A) totem pole and common collector configuration B) either totem pole or open collector configuration C) common base configuration D) common collector configuration

Discuss

Answer & Solution

Answer: Option B

No explanation is given for this question. Let's Discuss on Board

The circuit shown in the figure has 4 boxes each described by inputs P, Q, R and outputs Y, Z with $${\text{Y}} = {\text{P}} \oplus {\text{Q}} \oplus {\text{R,}}\,\,{\text{Z}} = {\text{RQ}} + \overline {\text{P}} {\text{R}} + {\text{Q}}\overline {\text{P}} $$
The circuit acts as a
Digital Electronics mcq question image

A) 4 bit adder giving P + Q B) 4 bit subtractor giving P - Q C) 4 bit subtractor giving Q - P D) 4 bit adder giving P + Q + R

Discuss

Answer & Solution

Answer: Option B

No explanation is given for this question. Let's Discuss on Board

For the gate in the given figure the output will be . . . . . . . .
Digital Electronics mcq question image

A) 0 B) 1 C) A D) $${\overline {\text{A}} }$$

Discuss

Answer & Solution

Answer: Option D

No explanation is given for this question. Let's Discuss on Board

The 54/74164 chip is as 8-bit serial-input-parallel-output shift register. The clock is 1 MHz. The time needed to shift an 8-bit binary number into the chip is

A) 1 µs B) 2 µs C) 8 µs D) 16 µs

Discuss

Answer & Solution

Answer: Option C

No explanation is given for this question. Let's Discuss on Board

For the code X₁ = (000, 111) how many errors can be successfully detected?

A) upto two B) upto three C) upto seven D) upto four

Discuss

Answer & Solution

Answer: Option A

No explanation is given for this question. Let's Discuss on Board

IC 74 HC00 series belong to,

A) High Speed TTL IC B) High Speed CMOS IC C) Low power Schottkey TTL D) MSI family

Discuss

Answer & Solution

Answer: Option B

No explanation is given for this question. Let's Discuss on Board

In S-R latch, when the SET input is made high, output Q becomes:

A) 0 B) application not allowed C) 1 D) no change

Discuss

Answer & Solution

Answer: Option C

No explanation is given for this question. Let's Discuss on Board