ExamVeda
Login
Home
11
"What would happen, if smaller logic modules are utilized for performing logical functions associated with FPGA?
A. Propagation delay will increase
B. FPGA area will increase
C. Wastage of logic modules will not be prevented
D. Number of interconnected paths in device will decrease
"
Discuss
Answer & Solution
Answer: Option A
No explanation is given for this question. Let's Discuss on Board
12
A debouncing circuit is
Discuss
Answer & Solution
Answer: Option C
No explanation is given for this question. Let's Discuss on Board
13
The inverter is ___________
Discuss
Answer & Solution
Answer: Option A
No explanation is given for this question. Let's Discuss on Board
14
Most of the digital computers do not have floating point hardware because
Discuss
Answer & Solution
Answer: Option A
No explanation is given for this question. Let's Discuss on Board
15
What is/are the configurable functions of each and every IOBs connected around the FPGA device from the operational point of view?
Discuss
Answer & Solution
Answer: Option D
No explanation is given for this question. Let's Discuss on Board
16
The binary number 10101 is equivalent to decimal number ___________.
Discuss
Answer & Solution
Answer: Option D
No explanation is given for this question. Let's Discuss on Board
17
Assuming 8 bits for data, 1 bit for parity, I start bit and 2 stop bits, the number of characters that 1200 BPS communication line can transmit is.
Discuss
Answer & Solution
Answer: Option A
Solution:
First, we need to calculate the total number of bits per character.
We have:
- 8 data bits
- 1 parity bit
- 1 start bit
- 2 stop bits
So, the total bits per character = 8 + 1 + 1 + 2 = 12 bits.
Now, we know the communication line transmits at 1200 BPS (bits per second).
To find the number of characters per second (CPS), we divide the BPS by the bits per character:
CPS = 1200 BPS / 12 bits/character = 100 characters/second.
Therefore, the correct answer is 100 CPS. Option A is the correct answer.
18
An AND gate will function as OR if
Discuss
Answer & Solution
Answer: Option D
No explanation is given for this question. Let's Discuss on Board
19
Which type of CPLD packaging can provide maximum number of pins on the package due to small size of the pins?
Discuss
Answer & Solution
Answer: Option D
Solution:
CPLDs (Complex Programmable Logic Devices) need many pins to connect to other parts of a circuit.
Think of it like this: pins are like roads connecting different cities.
We want as many roads as possible to allow lots of traffic (data) to flow.

Here's a look at the packaging options:
PLCC (Plastic Leaded Chip Carrier): Uses J-shaped leads around the edges. Good, but limited pin density.
QFP (Quad Flat Package): Has flat leads extending from all four sides. Better than PLCC, but still limited compared to BGA.
PGA (Pin Grid Array): Has pins arranged in a grid pattern that insert into a socket. Allows more pins than PLCC and QFP, but BGA is superior.
BGA (Ball Grid Array): Uses tiny solder balls on the bottom of the package. These balls are much smaller and closer together than pins, allowing for a much higher density of connections.

Because the solder balls are so small and densely packed, BGA packaging allows for the maximum number of pins on a CPLD package.
So, BGA is the answer because it gives the most "roads" (pins) to connect the CPLD to the rest of the circuit!
20
The NOR gate is OR gate followed by ___________.
Discuss
Answer & Solution
Answer: Option C
No explanation is given for this question. Let's Discuss on Board