ExamVeda
Login
Home

To reduce latch-up effect substrate resistance should be high

This question belongs to Electronics And Communications Engineering VLSI Design And Testing
VLSI Design and Testing
?

To reduce latch-up effect substrate resistance should be high.

Answer & Solution
Correct Answer: Option B
Let's discuss the solution. Join the discussion
Examveda
Question posted by Examveda
Community

Join the Discussion

No comments yet Be the first to discuss this question.
Keep Learning

Related Questions on VLSI Design and Testing

Contact cuts are made in . . . . . . . . .
A. Source B. Drain C. Metal layer D. Diffusion layer
The dopants are introduced in the active areas of silicon by using which process?
A. Diffusion process B. Ion Implantation process C. Chemical Vapour Deposition D. Either Diffusion or Ion Implantation Process
Which is used for the interconnection?
A. Boron B. Oxygen C. Aluminium D. Silicon
What are the advantages of E-beam masks?
A. Small feature size B. Larger feature size C. Looser layer D. Complex design
More Related Questions on VLSI Design and Testing