Home

Competitive Exams MCQs

Aptitude English Verbal Reasoning Non Verbal Reasoning General Knowledge(GK) General Science(GS) Data Interpretation(DI) Banking Awareness Current Affairs

Subject wise GK MCQs

State Wise GK History GK Geography GK Physics GK Chemistry GK Biology GK Environmental Science GK

Computer Fundatmental MCQs

Computer Fundamentals Microsoft Word Microsoft Excel MS Power Point Tally Operating System Python AI(Artificial Intelligence)

Engineering Subjects MCQs

Computer Science Electronics & Communication Mechanical Engineering Civil Engineering Electrical Engineering

More Engineering MCQs

Chemical Engineering Automobile Engineering Biotechnology Mining Engineering Geological Engineering Metallurgical Engineering

Engineering Core

Engineering Mathematics Engineering Physics Engineering Chemistry

Computer Fundamentals MCQs

Computer Fundamentals Microsoft Word Microsoft Excel MS Power Point Tally Operating System Networking Database SQL MySQL

Programming MCQs

C Programming C++ Programming Java Python PHP JavaScript

Advanced Programming MCQs

Artificial Intelligence Machine Learning Data Science Cloud Computing Hadoop IoT

Graduation & PG

Commerce Management Law Agriculture Sociology Psychology Home Science Mass Communication Political Science Psychology

Resources

Current Affairs Interview Blog

Exam Categories

SSC Exams Railway Exams All Exams

SSC Exams

SSC CGL SSC CHSL SSC MTS SSC CPO SSC GD SSC JHT SSC Selection Post SSC Stenographer SSC JE

Railway Exams

RRB ALP RRB Technician RRB Section Controller RRB JE RRB Paramedical RRB Group D

Popular Exams

SSC CGL SSC CHSL SSC MTS RRB NTPC (Graduate) RRB Group D RRB ALP RRB Technician RRB Section Controller

This question belongs to Electronics And Communications Engineering Digital Electronics

Digital Electronics

?

A 2 × 2 ROM array is built with the help of diodes as shown in the circuit below. Here W₀ and W₁ are signals that select the word lines and B₀ and B₁ are signals that are output of the sense amps based on the stored data corresponding to the bit lines during the read operation.
During the read operation, the selected word line goes high and the other word line is in a high impedance state. As per the implementation shown in the circuit diagram above, what are the bits corresponding to D_ij (where i = 0 or 1 and j = 0 or 1) stored in the ROM?

A) \[\left[ \begin{gathered} 1\,\,\,\,\,0 \hfill \\ 0\,\,\,\,\,1 \hfill \\ \end{gathered} \right]\] B) \[\left[ \begin{gathered} 0\,\,\,\,\,1 \hfill \\ 1\,\,\,\,\,0 \hfill \\ \end{gathered} \right]\] C) \[\left[ \begin{gathered} 1\,\,\,\,\,0 \hfill \\ 1\,\,\,\,\,0 \hfill \\ \end{gathered} \right]\] D) \[\left[ \begin{gathered} 1\,\,\,\,\,1 \hfill \\ 0\,\,\,\,\,0 \hfill \\ \end{gathered} \right]\]

Answer & Solution

Correct Answer: Option A

Let's discuss the solution. Join the discussion

Question posted by Examveda

Community

Join the Discussion

Join the discussion

Login to post a comment or share your explanation.

No comments yet Be the first to discuss this question.

Keep Learning

Related Questions on Digital Electronics