3.
What is the name of the temporary data storage area between a peripheral device and the CPU which compensates for the difference between their speeds?